



Lecture 1: Introduction to EEE/CSE 120

Bahman Moraffah


Electrical, Computer, and Energy Engineering Arizona State University

Why do we learn digital circuit analysis

- We cannot store information in an analog way.
- Computers often chain logic gates together, by taking the output from one gate and using it as the input to another gate.
- Circuits enables computers to do more complex operations than they could accomplish with just a single gate.
- Logic gates are used to define the state of a system that has many inputs and outputs so that more complex units are created such as arithmetic units, shift registers, memory elements etc.
- Programs are written which manipulate these complex units giving what you see on the screen of your computer etc.

Cool Example: CPU

- 8 bit CPU
- Princeton Architecture (von Neumann model)
- Few 8 bit registers
- Microcode sequence



70's CPU

How this class will work

- Instructor: Dr. Bahman Moraffah
- Grader: William Shih
- UGTA: Alden Davison
- TAS: TBD
- Class will be in-person or via Zoom
- Office Hours are virtual, and you should join using its own zoom meeting (It is different from Zoom link for the lectures)
- All of us should keep checking both Canvas and Course website for updates!
- Class is cumulative, so keep up with the materials and assignments!
- 5-6 assignments + Lab reports. They all must eb submitted on Canvas. No email or in-person submission will be accepted.

Logistics

 Class meet: Tuesday and Thursday In-Person (Alphabetically) or through zoom



• Office Hours: T TH 9:30-10:15 am (Virtually through zoom).



Course

Website: https://bmoraffa.github.io/EEE_CSE120_Fall2020.html

- Canvas: <u>https://canvas.asu.edu</u>
- My Email: Bahman.Moraffah@asu.edu

Exams and Quizzes

Exams/Quizzes	Date	loscet to
Quiz 1	September 1	Subjection Subjection
Quiz 2	October 1	
Midterm	October 20	+ Mini JUIZU
Quiz 3	November 3	
Quiz 4	November 1	
Final Exam	As scheduled by A	SU

Exams will be though Lockdown Browser. Try to familiarize yourself with it. This method records video and sound as you take quizzes and exams. You will be required to use this method to take quizzes and exams whether you are in person or participating remotely.

> All quizzes and exams are closed book and notes. Exam and quiz dates are subject to change.

Course Grading

	Distributions
Lab Report	25%
Assignment	10%
Quizzes and Attendence	15%
Capstone Project	10%
Midterm	20%
Final Exam	20%

•For the letter grade check <u>syllabus</u>.

•I will not curve, but I will provide a lot of opportunities to earn extra credit.

•Extra Credit: I need volunteers to take notes each class, type it up and send it to me so it can be uploaded for the entire class. Each student can scribe at most 2 lectures.

•Incorrect Work & Correct Answer = NO CREDIT.

•No Work & Correct Answer = NO CREDIT.

ASU Sync

This course uses Sync. ASU Sync is a technology-enhanced approach designed to meet the dynamic needs of the class. During Sync classes, students learn remotely through live class lectures, discussions, study groups and/or tutoring.

- To access live sessions of this class go to the Canvas shell for this course on the side bar click on zoom and choose the lecture, you should attend.
- Classroom attendance is limited to 50% of the capacity of the room. Therefore, it may be required that you attend one day per week in person and one day per week online. For more information check the syllabus.
- If you cannot physically be on campus due to travel restrictions or personal health concerns, you will be able to attend your classes via ASU Sync during the fall semester. If you will not be oncampus for the fall semester, you are expected to contact your professors to make accommodations.
- You must attend lectures either in-person or through zoom (your choice!). Note that attendance is mandatory.

Labs

- 5 Labs + Capstone Project
- Lab instructions are posted on Canvas.
- Capstone will be posted and discussed thoroughly in class

• Lab Reports:

- Lab results (schematic diagrams, timing diagrams) will be filled into a lab template. Lab templates will be posted on Canvas.
- Lab templates have to be completed and submitted individually. No group submissions will be accepted.
- Copying full reports or sections of other students, except for data generated as a group effort, is considered an academic integrity violation and will be reported.
- Students must indicate their lecture session (instructor and meeting time) as well as the names of their lab partners on the lab submission.
- Submissions must be in electronic format (doc or pdf, no individual jpegs) and must be submitted via the submission link on Canvas. No paper or email submissions of lab reports will be accepted.
- Late lab submissions will be penalized at a rate of 10% per day late, up to a maximum penalty of 50%. No lab reports will be accepted after 5 working days, unless there is a valid excuse.

Capstone Project:

- This lab has to be performed individually, not as a group.
- Students have to pick a one-hour time slot within their session to demonstrate a working finite state machine design, implemented in programmable logic, to the TA, and explain the operation to the TA to be graded and approved for completion.

Course in one glance

Thu, Aug 20	Syllabus, Introduction to EEE 120 & Electrical Fundamentals	
Tue, Aug 25	Logical and Binary Systems, AND-OR, NAND- NOR Logic, Truth Tables, Realizations	
Thu, Aug 27	Number Systems, Addition	
Tue, Sep 1	Half Adder, Full Adder, Multi-bit Adder	
Thu, Sep 3	2's Complement Representation, 2's Complement Arithmetic	
Tue, Sep 8	Boolean Algebra I	
Thu, Sep 10	Boolean Algebra II, SOP & POS Forms	

Thu, Sep 17	The Uniting Theorem, Karnaugh Maps	
Tue, Sep 22	Karnaugh Maps, Min SOP & Min POS, Don't Cares	
Thu, Sep 24	MUX's, Decoders	
Tue, Sep 29	MUX and DEC as Function Generators, PROMs	
Tue, Oct 6	Tri State & Open Collector Buffers	
Thu, Oct 8	Sequential Logic, Latches	
Tue, Oct 13	Flip Flops	

Thu,			
Oct	Synchronization and Registers		
22			
Tue,			
Oct	Synchrounous Counters		
27			
Thu,			
Oct	Synchronous Machine Design, Moore Machine		
29			
Thu,	Mealy Machines		
Nov 5			
Tue,			
Nov	Design Project		
10			
Tue,			
Nov	Brainless Microprocessor		
24			
Thu,			
Nov	No Class: Thanksgiving Recess		
26			
Tue,			
Dec 1	CPU Architecture and Microprocessor Systems		


Electrical Fundamentals

- "Charge" carriers are the reason why we can observe "electric" phenomena
- Electrons are charge carriers in metals
- Conductors: materials having lots of freely movable charge carriers
- Insulators: materials that have no freely movable charge carriers
- Energy source: Charge carriers with a potential energy
- Voltage: Electrical potential energy needed to move a unit charge from point 'a' to point 'b'
- Current: Amount of charge that flows per second in a conductor
- Number of charges must be constant at all time closed circuit necessary (Law of Conservation of Energy)

Why digital design

- In 17th century electricity was discovered.
- Built a switch to turn things on and off
 - They were huge switches
- Switches:
 - Insulators: Prevent the flow of electricity (Rubber)
 - \circ Conductors: Allow the electricity to flow
 - Vacuum Tube: Amplify current/voltage and act like a switch
 - Very expensive and not durable
 - Semi-conductors
 - Make Transistors (Bell labs)
 - Better than Vacuum tubes most of the times
 - Disadvantage: Electromagnetic pulses don't work on vacuum tubes but works on transistors
 - Transistors:
 - $\Box \quad \text{Analog} \rightarrow \text{Continuous time}$
 - □ Digital \rightarrow Discrete time (We only deal with {0,1}
- Electric circuits: Circuit diagrams are a schematic representation of the physical circuit elements and wires.

Convention



Switch off = circuit open LED off

Switch on = circuit closed LED on

Circuit Open (FALSE)(0)	Switch off
Circuit Closed (TRUE) (1)	Switch on

ATTN:

Active high \rightarrow True = 1

Active low \rightarrow True = 0


Switches: Connection

Series Connection

- If switches are back to back
- If two switches are in series, then circuit is closed only if switch A and switch B are both closed

Parallel Connection

- If switches share the same head and tail
- If two switches are in parallel, then circuit is closed if switch A or switch B is closed



Next Lecture

- Truth Tables
- And/OR/NAND/ NOR/XOR/NXOR Gates
- Truth table for each of the gates
- Analysis of the gates

EEE/CSE 120: Digital Design Fundamentals

Lecture 2: Gates and Truth Tables


Fall 2020

Lecturer: Dr. Bahman Moraffah

Scribes: Xinyi Ma

How to connect switches?

1) . series: back to back



Switch off \iff False $\iff 0$ Switch on \iff True $\iff 1$

For the above series, only A open or only B open, the LED will not on. LED is on if both A and B are closed.

4 possibilities:


1	-	
Α	В	Y=Output
0	0	0
0	1	0
1	0	0
1	1	1

Truth Table shows all possibilities of outputs.




"AND" gate only true when both A and B are true.

2). Parallel: sharing the same head and tail.



A	В	Y=Output		
0	0	0		
0	1	1		
1	0	1		
1	1	1		

Two switches are in parallel, so output is on if the switches on in both .



"OR" gate will be true if A is true or B is true.

Question: How do we design a truth table that allows the LED to turn off/on with each switch being independent of the other?


Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

$$A \oplus B$$

"XOR" gate(not series, not parallel) gives true output when the number of true inputs is odd.

Explanation:

LED is on when 1). Switch A is on **and** Switch B is off(not on) **OR** 2). Switch A is off(not on) **and** Switch B is on



"NOT" gate is one the outputs the opposite state as what is input.


Input — — Output

"Buffer" gate is the one that outputs equal to its inputs.

A(Input)	Y(Output)
0	0
1	1

"AND" gate combines with "NOT" gate: "NAND" gate (means not "AND")






А	В	Y(final output)	C(before"not")
0	0	1	0
0	1	1	0
1	0	1	0
1	1	0	1

"OR" gate combines with "NOT" gate: "NOR" gate (means not "or")

A B D D		A D Y	
А	В	Y(final output)	C(before "not")
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	1

"XOR" gate combines with "NOT" gate:"XNOR" gate



А	В	Y(final output)	C(before"not")
0	0	1	0
0	1	0	1
1	0	0	1
1	1	1	0

The number of possibilities for outputs depends on how many input(n): The number of output: 2ⁿ


Eg. 2 inputs --- 4 outputs


3 inputs --- 8 outputs

4 inputs --- 16 outputs

Example:


There are three inputs A, B, and C go through the following three gates






and XOR Gate , list the outputs for truth table for Y, Y', and Y".


Α	В	С	Y	Y'	Y"
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	1	1	1



Example 2.



Example 3.




А	В	Y	С
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

(the final outputs are the same as "OR" gate)


Example 4.			
	A = C = Y = B = C = C	$(\overline{A} + \overline{B})$	
А	В	Y	С
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

(the final outputs are the same as "AND" gate)

Example 5.



Example 6.



	\$ the	Trist		
А	В	С	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	1	0	0	0
1	0	0	0	0
1	1	0	0	1
1	0	1	0	1
1	0	0	1	1
0	1	1	0	1
0	1	0	1	1
0	0	1	1	1
1	1	1	0	0
1	1	0	1	0
1	0	1	1	1
0	1	1	1	1
1	1	1	1	0

Explanation:

1). For "And " gate, its output is AB, which means only when A and B are 1, the output is 1;

2). For "OR" gate, its output is C+D, which means when A is 1 and B is 0, B is 1 and A is 0, or both A and B are 1, the output is 1;

3). For the final output Y, it is "XOR" gate, which means when the values of inputs are different(A is 1 and B is 0, or A is 0 and B is 1), the output Y is 1

$$\frac{\text{Lecture 3}}{\text{EEE}(\text{CSE}(20 : \text{Number System. exponent})} = \frac{1}{2} C; 10^{2}$$

$$(654) = 4 \times 10 + 5 \times 10 + 6 \times 10 = \sum_{i=0}^{n} C; 10^{2}$$

$$10^{i} 10^{i} \text{ Loceff. base}$$

base = 10
$$\iff$$
 Decima) \iff C; $<$ 10
C; $\epsilon \{0, 1, 2, ..., q\}$
base = 2 \iff Binary \iff C; $<$ 2 \implies C; $\epsilon \{0, 1\}$
 $(\dots)_2$
 $\sum_{i=0}^{n} c_i 2^i$

Q: 654 in terms of powers of Two? (Binary rep. of 654) Decimal Decimal Binary 28 Binary 2^{2} J. 11. γ^{\prime}


 $654 = 1 \times 2^{9} + 1 \times 2^{7} + 1 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{2} + 1 \times 2^{2} + 0 \times 2^{0}$ 0 X 2


$$(1010001110)$$

 $1 \uparrow 2$
 $2^{'}2^{0}$

base = 24 (HEXADECIMAL (HEX)
$$\leftrightarrow$$
 Ci < 16
 $0 - 9$
 $10 \Leftrightarrow A$ $12 \Leftrightarrow C$ $15 \Leftrightarrow F$
 $11 \leftrightarrow B$ $13 \Leftrightarrow D$
 $14 \Leftrightarrow F$

 $(1 \mid 0 \mid 1 \mid 0 \mid 1)$ $T \uparrow 2$ 22/20






 $B = 11 \leftrightarrow 102^3 + 102^3 + 102^2 \leftrightarrow (1011)$ (101100110110)2

ĸ

5

 $1\frac{2}{10:327}$ $1\frac{2}{163}$ $1\frac{2}{81}$ $\frac{2}{40}$ 654 6 = 0 Gignificcint Least Light 2 20 0 0 0 0 $654 = 2 \times 327 \pm 0$ most significant $327 = 2 \times 163 + 1$ 0 0 0 1 1 1 0 0 1




How do we define hegative numbers? Negative III signed bit -negative II (m - 1) $\sim | (0 \ 0 \ |) \rightarrow -|$ positive 0 0 $| \rightarrow +|$ 0 0 ð $| \circ | \circ \rightarrow 2^{3} + 2^{2} = | \circ \cdot \rangle$ 0

Lecture, 4: EEESE 120: 2's complement and its Avithmatic

- HW1 is due sep 3
- Labo is due sep 14
- Quiz 1 is on sep 8
- Office hours T-Th 9:30AM
- Join the Lab zoom meeting if there is an issue w/ Labs.

- When you Scribe you need to send the notes to me within 2 days


Defeningt negative numbers: 1] Sign bit problems: 1) " has two rep. Neg->[1] 0 01 -> -1 2) $1 + (-1) \neq 0$ pos 0 0 0 1 -> + 1 2 Offsetting problem: 1+(-1) = 0 137 2's complement 1. zero has one rep. $2 \cdot 1 + (-1) = 0$ 3. Signed bit is part of the number 4. positive numbers stay the same.




unsigned numbers Signed number How to get a negative number from a positive number? Kule: I Find the number which added to the original number that results in 111 12) add 1 to that number Example : 0 11 I 0 0 = 11+00 0 001 111000

Another way of writhing the rule: I Flip all the bits of the original number + DDD (one's complement) 111 Add 1 to it. 2 $Example: (O | |) = 3_{10}$ $|x_2 + |x_2| = 3$ () Flipping the bits : 100 3 Add 1 to it 0 0 001 $| \circ | \longrightarrow (-3)_{10}$

Example: 2's complement of a negative number 1 $(101)_{2} = (-3)_{10}$ I) flipping bits $\rightarrow (0 | 0)_2$ 2) Add 1 to it 0 0 0 0 1. 1 1 0) $|x^2 + |x^2| = 3$ Example: 2's complement of 000 ? ① flipping the bits -> hit! To add 1 to it → to 0








-+ +8

Example: 0110

0. 0 1 Flip all the bits : 1 to add 1 toit to 0 ? 2 6 0 Quick way of computing 2's complement: Spot the first "1" and leave everything the same up to that I and then flipp the rest of the bits to the left least sig. sign. upchanged








Add 2's complement of the following Example A determine when we ofand humbers 0 0 0 +] . 0 +6 ٥ \mathcal{O} G 0 -3 \Box G 0 farry ou Ropmon -Carry 0 O I a +6 0 10=

Caned II. NI $| \quad | \rightarrow (0 \circ 0 i) = 1 \rightarrow (-1)_{10}$ $0 \rightarrow (0010) = 2 \rightarrow (-2)_{10}$ $0 | (-3)_{10} | (-3)_{10}$ $Carryin = Carryout \implies NO OF.$ 2s (00 | 1)=3


EEE/SE 120: Adders:




SUM (=) XOR N

HALF ADDER A SUM B Carryout A B HA Carryout Sum

binary bit Carryin Cout Sum Carry out Cin B A O 0 \mathcal{O} Ø 0 Ø 0 6 0 0 0 A × 0 0 Ō 6 Ø * A B Cin 0 0 * ABCIM 0 0 * AB Cin ٢., Cin Cin Cint Cin $C_{out} = \overline{ABC_{in}} + \overline{AB$ 0 Υ. Q




0 Ó 11 805 Neg NED Cin 0 0 0 0 Day Neetr Cinl 0. 0 0 69 Sum 6 Carryout 0 0 0 $\overline{40}$ 2 OF Cout Cin 0 0 O D f 0




$$0 \quad 1 \quad 0 \quad E = A = A_3 A_2 A_1 A_3$$

$$A + B$$

$$A - B$$






EEE/SE 120: Boolean Algebra title EEE/SE 120 - QuizIE bahman. moraffah @ asu. edu

Ϋ́.

(=AB)i = A + BB B A O 6 0 Ø Q). 6. 0 0 P 6 = |+|5 + 7 = 12 (clousure) 5+0=5 5 5.1=5 -12.3.4 = 2.(3.4) = (2.3).4= (2-4) .3 2.+ 3+4)=2.3+2.4


Clousure :



(2) Associativity

$$A \cdot B \cdot C = (A \cdot B) \cdot C = A \cdot (B \cdot C) = (C \cdot A) \cdot B$$

3) Neutral element



EX: prove that . A. (B+c) = A.B + A.C-• $A + (B \cdot C) = (A + B) \cdot (A + C)$ A.(B+C) A.B+A.C B A O \mathcal{O} 0

Summary:

 $A \cdot 0 = 0$ $A \cdot 1 = A$ AND gate

 $A \cdot A = A$ A.0 = A AND Gate

A + I = IA + A = A"OR" gate

A+o = A1+1=1

*

Example: "OR" gate A+B B A line 0 Þ. .0, 0 AB_{+} AB_{+} AB_{+} AB_{+} -(AB)Y=output AB A+B Q V 2 3 Sum of products $= \sum m(1,2,3)$ -0 min-term 0 $Y = \overline{AB} + \overline{AB} + \overline{AB}$ Example: Simplifice Canonicul Form form 15

Sum of products Rule: (SOP)

I find the lines in truth table for which the output is "1".

(2) write down the product of "ALL input variables and invert those are zero". "I conanoical Form conanoical

(3) Sum them all.

20 - Quiz 2 - resubmit

Example:

B A AOB N 50f 9 0 0 $I \leftarrow \overline{AB}$ I, Q cononial form $\leftarrow AB$ $\circ \qquad Y = output = AB + AB$ $= A \oplus$ ٩ [0 $=A \oplus B$

Simplificel.

EEE/CSE 120: Boolean Algebra II closure $(1+1=1, 1\oplus 1=0)$ Associativity A.B.C = $(A \cdot B) \cdot C = A \cdot (B \cdot C) = (C \cdot A) \cdot B$ 3 Neutral element, (Identity) AB = A A = A A = A A = A A = A A = A A = A A = A A = A A = A A = A A = AB=0 B=O B=1Inverse element 14 ADG A + B = 1A. B=0



$$A \cdot B = B \cdot A$$
$$A + B = B + A$$

(a) Distributivity
(D)
$$A \cdot (B+C) = A \cdot B + A \cdot C$$

(D) $A \cdot (B+C) = (A+B) \cdot (A+C)$
(D) $A + (B \cdot C) = (A+B) \cdot (A+C)$

Example: OR gate

Y=A+B B A 0 0 0 0 $I \leftarrow \overline{AB}$ 1 - AB 2 0 -----AB 3 $0 \rightarrow 0$ $0 \rightarrow 1$ $10 \rightarrow 2$

 $11 \rightarrow 3$

AB+AB A + BSimplified Canonical form min-term 107


(Distributivity $Y = AB + A\overline{B} + AB$ $\overline{A}B + A (B \neq B)$ (Inverse) $= \overline{AB} + A \cdot 1$ (Identity, Neutral) $\begin{array}{l} & (B+C) = (A+B) \cdot (A+O) \\ & (A+(B+C) = ($ $= \overline{A}B + A$ (Distributivity) $= (\overline{A} + A) \cdot (B + A)$ (İnverse) $= 1 \cdot (B + A)$ = (B + A)(Identity) (Commutativity = A + B

 $F(a,b,c) = \overline{a}bc + a\overline{b}c + ab\overline{c} + ab\overline{c}$ Example = abc + abc + ab(c+c)= abc + abc + ab $= \overline{abc} + a \cdot (\overline{bc} + b)$ = abc + a. (6+6).(c+b) $= \overline{abc} + \alpha \cdot (c+b)$ $= \overline{abc} + a \cdot c + a \cdot b$ $= (ab + a) \cdot c + a \cdot b$ = (a+a) (b+a).c + a.b $z b \cdot c + \alpha \cdot c + \alpha \cdot b$


Demorganis law:


1

ĀB A+B




 $\overline{AB} = \overline{A} + \overline{B}$ 2






A+B

AB = + AB



Def: We call a gate "Functionally complete" if We can use that gate to build "AND, "OR, "Not" gates.


Example: NAND is functionally complete. NOR is functionally complete. Example: XOR gate -> build XOR gate in terms of NAND gates.




Steps to build a circuit in terms of NAND gates or NOR gates:

() Find the equation representing the gate or gates

2 Draw the equation w/o paying attention to the NAND OF NOR.






 $\overline{AB} + A\overline{B} = A\overline{O}B$


A

Lecture 8: "Sum of product & product of sum EEE/CSE 120: () HWZ is due today - HWZ is up tonight 2 Lab 0 is due today, (3) affice hours T/TH 9:30 - 10:15 AM (4) Short Quizz is on Thursday

Example: NAND gates, NOR gates functionally complete How to build any circuit using NAND [NOR gates] M write down the function Using truth table and draw it normally" ā = aba [2] play the bubble game Rule: (=) \Rightarrow NAND $\Rightarrow =)$ \neq (+)

Example: Assume we have access to all inputs as well as their complement, Draw the following Circoit using only "NAND" Dates 1 a α f(a,b,c,d) = a(b+c) + d(a+b)Replace NAND NR IN NANP 0 NRN D+C NAND Unger V 6+C





How to do product of sum. (I) look at the lines of the truth table for which function is "0". (2) write the sum of the input variables and Invert those which are one". 3) multiply all the sums. $f(a,b,c) = abc + abc + \bar{a}bc$ (cononical) f(a,b,c) = abc + bc

EPho. pos? Example. 1+2+-+= ジン linet $\boldsymbol{\zeta}$ B A $n! = 1 \times 2 \times - \times n = \Pi^2$ O 6 0 $o \leftarrow (A + B + C)$ 1 0 0 2 0 D 3 0 4 $(\overline{A}+B+C)$ 0 0 0 < 5 (A+Bt.C = (A+B+C) 6 6 ~~~~) 2001 7 $= \alpha_1 + \alpha_2 + \cdots + \alpha_n$ Max-term 1=1 $1a_i = a_1 \cdot a_2 \cdots a_n$ Max-term repr.

Example $f(a,b,c) = \overline{a}\overline{b}\overline{c} + \overline{a}c + \overline{b}c$ (1+1)+1 = 1a) write the Canonical SOP. b) write the canonical POS. min-term expression. () write the function as d) write the function as max-term expression. C |Y=F(a,b,c) linett Ø o 1+ abc 0 O $F(a_1b_1c) = \overline{a}\overline{b}\overline{c} + \overline{a}\overline{c} + \overline{b}c$ 1 to abc 0 6 $\alpha = 0, b = 3, c = 0, -1, F = \frac{1}{1} \times 1 \times 1 + \frac{1}{1} \times 0 + \frac{1}{1} \times 0$ $o \leftarrow (a+b+c)$ 0 D $1 \leftarrow \bar{a} b c$ 0 $\neq (0, 1, 1) = [x]x1 + [x] + 0x] =]$ o 🗸 (ā+b+c) a=0, b=1, c=1 0 0 C 1 abc $|x \circ x \circ + |x| + \circ x| = 1$ 0 0 4 (a+b+c) 6 0 € (à+b+E) $\begin{array}{c} \alpha = 1, \ b = 0, \ c = 1 \\ \hline \circ \times \circ \times \circ + \circ \times 1 + 1 \times 1 = \end{array}$

(a)
$$Y = \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc} \cdot (sop)$$

(b) $Y = (a+\overline{b}+c)(\overline{a}+b+c)(\overline{a}+\overline{b}+c)(\overline{a}+\overline{b}+\overline{c})(pos)$
(c) $F(a,b,c) = \sum m(o,1,35)$
(d) $F(a,b,c) = \prod M(2,2,6,7)$

Ċ A 0 Ô \bigcirc O 0 0 0 6 6 0 0 0 rey code! 0 б ึง D \mathcal{O} ABCJ = AB 0 AB AZ B OVE NOT Chang -72 verriable y= A N y=f15 Worder Gue, +2 =21


Short Quiz 1 8

Assume both inputs and their complement are given. Draw the following circuit using only "NAND" gites F(a,b,c,d,e,f) = a(bc+de) + f(cd+be).

Lecture 9: EEE/CSE 120: Karnough Map (K-Map) on Canvas (Due: oct 1) () HW3 is UP (Due: Sep 28) on Canvas 2 Lab 2 is up T/TH 9:30-10:15 AM. hours (3) office 4) Start installing Lockdown browser for exams.

Example: ling B C A A ABC 0 0 Ø 0 $Y = \overline{ABC} + \overline{ABC} + \overline{ABC} +$ 1 0 0 \mathcal{O} A ABC ABC + ABC + ABC 2 0 0 A ABC 3 Q 6 4 0 0 A ABC 5 0 10-ABC ~~> **Q**.) ABC + ABC = AB[C+C] =б 7 ABC AB c is changing variable B Aand K-MAP Nox changin ABCB 2-bit AB 00 0 0 \mathbf{C} 0 0 ACKO $Y = AC + \widehat{AC} + B$ 011

Rules of minimum sum of product. I Find all the ones on the map and form the K-MAP. [2] group all the ones into groups of 2ⁿ elements (vertically/Horizantally but NOT diagonly) & groups are called implicants! 3] Find the largest groups possible prime implicants. [4] Find groups that have at least a single one" that is NOT shared w/ another group. > essential prime implicants Add the product terms for the products of 151 the eliminated changing variable. (Essential prime implicants)



Example: Full Adder

T = ABCin + ABCin + ABCin + ABCin Cout B Gin I 0 D, 0 Ø O Q: Simplify Y 0 ð Q 0 1 0 2 0 (1) Boolean Alg. I = ABCin 3 1 0 0 0 2 K-MAP. 4 $| \circ | | | \leftarrow ABCin$ 5 $| | | | \leftarrow ABC_{in}$ $| | | \leftarrow ABC_{in}$ 6 3 inputs => 3-variable K-MAP. $\sum m(3,5,6,7)$

Y = ABCin + (BCin) + ABCin + ABCin + (ABCin) + ABCin A + A = ABCin [A+A] + Acin [B+B] + AB[Cin + Cin] = BCin + Acin + AB >> AB 11 10 01 00 = AB+BCin + ACin \bigcirc & ACin -in

.

minimum sum of product of Example: K-MAP-> 3-Var $f(a_1b_1c) = \sum m(0,3,4,6,7)$ Jap 0 00 01 AC 0 $f(a,b,c) = \overline{BC} + BC + AC$

Example: $f(a_1b_1,c_1d) = \sum m(1,5,7,11,12,13,14,15)$ 4-Var K-MAP ab 00. 01. 11. 10. Q, $1100 \rightarrow 12$ > acd 650 10 s minimum sum of product ab рд $F(a_ib_ic_id) = acd + acd + bd + ab$ $\hat{J} = \overline{1}$


 $Example: f(a,b,c) = \sum m(0,3,4,6,7)$ + ならて 00,00 $\sqrt{bc} \tilde{f}(a|b,c) = \overline{a} \overline{bc} + \overline{bc}$ $f(a,b,c) = \overline{f}(a,b,c) = (\overline{a} \ \overline{b} \ \overline{c} + \overline{b} \ c)$ Demorgan's law, $\overline{A+B} = \overline{AB}$ $\overline{AB} = \overline{A+B}$ $f(a_1b,c) = (\overline{a} \overline{b} \overline{c})(\overline{b} c) = (a + \overline{b} + c)(b + \overline{c})$


How to write min Pos 1) group all Zeros" -> essential Prime implicants and write the product (2) writing the product terms and ignoring the changing variable -> Sum them up => F to get $F \Longrightarrow f$ 3) Use Demorgan's law

Example 2 output = 1, if we press 5 multiples of 3 (including "") 8 9 0 Q: Design a circuit that does that 1 Y=output B A С D 1 Ð 0 D J О SOP 0 1 $Y = \sum m(0, 3, 6, q)$ 1 \mathcal{O} υ 6 0 2 σ 0 1 3 D 0 0 0 6 4 0 $+ \sum d(10, 11, 12, 13, 14, 15)$ 5 0 O D 1 " don't care " 6 ٥ 0 Ó Ø can either be I or o В D ō 0 Ø q Ø 6 Х 10 **O** 0 X 12 0 X 13 X 0 X X 15

ABED AB 00 0 NP. (D)T AD 00 61 X AD+BCD+BCD TABOD R Х СĎ B


Ł






Karnough MAP (5 variables):


Find minimum SoP for the following \overline{D} -variable K-MAP: F(A, B, C, D, E) = ?






Pay attention to color code Each color represent an essential prime implicant.)

F = AZE+ BCDE + ABZE + ABJ






be submitted on canvas!

4

p select IF (select o) Y=output I, Io $Y = I_0$ 0 Switch ٥, 0 Ò 0 0 0 else (select 1) 0 0 0 6 5 t $Y = I_1$ Ď 0 ... 0 0 10 ~ 1-0-4 f-0 01 00 \leftarrow S ĮŚ Ø = 12 binary number represents the index




Think of Multiplexers as signal routing devices. Application, CPU How to build 41:1 MUX? NSB 215B 2nd # of select lines #line S, So Y=output (I_0, I_1, I_2, I_3) # line $o | I_o$ 0 Ø $Y = I_0 S_1 S_2 + I_1 S_2 +$ 1 11, 2 0 $+ \frac{1}{3} \frac{S}{10} \frac{S}{11}$ 3 I.o. 4:1 72 I3 3 MUX SI Sa


 $f(a_1b_1c) = \sum m(1,2,4,5) + \sum d(a_1b_1)$ represent the butput not input


Can we build a 4:1 Mux using 2:1 Muxes? 4:1 Mux s, Story Example: $\circ \circ I_{0}$ $S_{1}=1$ $\rightarrow I_{2}$ $\circ I_{1}$ $S_{1}=1$ $\rightarrow I_{2}$ $\circ I_{2}$ $S_{2}=1$ $\rightarrow I_{2}$ $\circ I_{2}$ $S_{2}=6$ I_{1} I_{2} $S_{1}=1$ T_{2} 2:1 2. __<u>S__</u> 0 | | 2:1 Mux I. most nificint least significant


Demultiplexers (Decoders) Done input & multiple outputs which output is active select line(s) determine ENable Io EN Decoder # #slect lines tun EN=0 => Decoder is not on EN=1=55=0=0Y0 S=1=9Y, EN # of select




EN=ISays, we generate output. EN=0 => output = 0









- . HW3 is due oct 1.
- . Short Quiz 2 is on Oct 1.
- . Lab 1 due is extended.




2 inputs => Only one output

Q: How to build a 2:4 decoder








Any logic function w/ ninputs can be implemented w/ 2:1 Muttiplexer.

Example:
a b
$$|Y=a+p+i$$


b 0 $|Y_{0}$
b 1 $|Y_{1}$
l 0 $|Y_{2}$
l 1 $|Y_{3}$

y; e20,13




Example: 3 inputs, output = majority voting =) use 4:1 Mux to build the 1 output=Y 1 output C Circuit D a 0 Ó 0, Ø Ø 0 0 Ο O 0 Ø. Q (1) \bigcirc 23 6 MUX C 0-٥. 0 0 0


parity Example: LY=output Р $C \sim C$ 0 ٥ J 0 0 6 Ø Ĉ 0 K 0 \overline{C} Q 0 ē හ 0 C ٥ 0 0 \mathcal{C} Э C_



use a mux to build a circuit that allows. Example one of the operations (AND", "OR") to be chosen and applied to an input.




Use a Mux to build a circuit that evaluates Example. either "A and B" or "A and not B". AB AB A output 1 S=0 =) output 1 = B => Y=AB $S_{a=1} \rightarrow output 1 = B \rightarrow Y = AB$ L'Arithmidic Logic Unit Arithmidic Logic Unit Carry out a range of Calculations on its input. Calculations WP build




OG1,2020 Lecture 13: Programmable logic devices and Tri-state Buffer programmable logic devices (PLD) > Integrated circuits that contain AND, OR gates programming: entring info into these devices is called programming X: Indicate programming


Types of PLD: I programmable read only memory (PROM) array logic (PAL) 2 Programmable logic array (PLA) 3] Programable

(OM 8






3 PLA





 $F(X_1Y_1Z) = XY + XZ$ $G(X_1Y_1Z) = XZ + YZ + XZ$



 $\frac{PT}{A} = OUTPUT$ $\frac{A}{1} = OUTPUT$ $\frac{1}{0}$ Tri-State Buffer: F A =Ā=A A U ဗ A

A amplification. digital R A





 $R = \frac{V}{I}$ $\bigvee =$ =0Switch open $\underline{V} = +\infty$ R= 0. = 00 h high R \mathcal{L} high-2 impedence


Tri-state Buffer; Can be thought of as an input Controlled switch w/ an output that can electronically be turned "ON" or "off". A output EN High-2 $EN=1 \Rightarrow output = A$ EN=0 => output= Highz output A EN "Active-high High-2 0 0 High 2 0 Tri-state Buffer 0 Q


Dutput A ĒN

output A 0 0 0, 0 0 High-2

low Tri-state Buffer Active \Rightarrow output = A EN=0ouput = High-2

EN=I







Indecies that contain segment "a".

 $F(x_1y_1z) = \overline{Y}\overline{Z}$

(A) $f(x_1y_1z) = \sum m(o, 2, 3, 7)$



 $g(x_iy_iz) = \sum m(0, 4)$ (B)



 $f(x_iy_iz) = \overline{X}\overline{Z} + YZ$

Lecture 14: oct.6,2020 EEE/CSE 120: Latches & flipflops

- HW4 is uploaded

- Laba is on canvas


- office hours T/TH 9:30-10:15 AM

- Get ready for mid-term

· lockdown browser

· Review your notes


I First attempt:



Oscillates between "o" & 1" > Unstable

Stable





$$A = 0 \ \text{$\%$} = 0 \implies Q = 0$$


$$\text{$\%$} = 1 \implies Q = 1$$

$$\text{bi-stable}$$

$$\frac{A=1}{*}: *=0 \implies Q=1$$

$$\frac{A=1}{*}: \Rightarrow Q=1$$

=) Cannot program ". "



$$S = R = Q = Q^{+} + - Q_{Next}$$

$$S = R = Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + - Q_{Next}$$

$$S = S + Q = Q^{+} + Q_{Next}$$


$$S = S + Q = Q^{+} + Q_{Next}$$

$$S = S + Q = Q^{+} + Q_{Next}$$

$$S = S + Q = Q^{+} + Q_{Next}$$


$$S = S + Q = Q^{+} + Q_{Next}$$


$$S = S + Q = Q^{+} + Q = Q^{+} + Q^{+$$



o o Storage o f O l o lSR-latch Observations => Stable states -IFS=R=0- If switch s to 1 (temporarily) =) qt->1 If we switch s back to zero =>> Qt stays at 1 If switch R to (temprorily) $\Rightarrow Q^{\dagger} = 0$? switch back to $1 \Rightarrow Q^{\dagger}$ stays at) S.R-latch


SR latches W/ enable : Q+ SIR-latch EN=1 => EN EN=0: Storage mode Q EN storage mode \times Х 0 storage 0 6 0 0 6 Forbibles. 1





Example:


1



Lecture 15: Flip Flops oct 8,2020 - Lab office hours next week: Monday 5-6 pm Wednesday 12-1:30 pm Friday 2:30-4:30 pm

- Make sure you have lockdown browser

- time o Last



 \mathbb{D} 0 Q EN


EN=1 => Active high high &-latch EN=0 => low D-latch


Q = D behavioral eq.

NAND D-latch Using gates (=)CLR R Q EN=1 => latch. o omit working EN EN=0 => Storage mode D EN ala S O × D CLR = 0 CLR=1 PRE = O PRE=1 output will be level sensitive => Transparency. proprogrammed D-latches ave "EN=1"

Q: Can we design an "EN" that only chables when Signal changes 0->1 or 1->0 Negative edge positive edge


How do we do this ? 2 Slave Qs Qm Q EN = queue of latches - flip Flop





 $Q^{\dagger} = D$


as long as 240% rising edge $(0 \rightarrow 1)$






FFS types of 12-MAP at other t Next state JK flip flop N JQ 2K 10, 00.01 K 4 Storage mode Q \bigcirc 0 0 0 \mathbf{O} \bigcirc K + State transition fable JK flipfly K

Toggle flip flop D Q Q Q ٢ Ð TQ $Q^{\dagger} = T\overline{Q} + \overline{T}Q$ O Q 0 Q UK $\overline{\mathbb{Q}}$ Toggle flip flop





oct 13,2020

- Office hours T/TH 9:30-10115 AM - Lab office hours | wed: 12-1:30 pm | Fri: 2:30-4:30 pm

- Lab 3 is uploaded


EEE/CSE 120 : Registers

- Make sure you have lock-down - Mock exam!

PRE Q=1 14 $\widehat{CIR} = 0 \implies Q = 0$ $\widehat{PRE} = 0 \implies Q = 1$ Q=O Q=1 PRE =0 CIK positive edge FF Negati 0->1 ext e

Any combination a register ! of flipflops is 00 Called je9

Example: (parallel in - paroallel out)





Same clock => Synchronus.

 $P_3 D_2 D_1 D_0 \quad (4bit)$ Q3Q2Q1Q0 (output)


Each clock comes in 4-bit binary number and loads 4 bit out.

Example: (Shift register)






	-
$DQ_{1}Q_{0}$	$ Q_1, Q_0 $
0 0 0	0 0
Q 0 1	0 0
0 1 0	0 1
0. 1.	0
1 0 0	0
101	0
1 1 0	1 1
2	1



Example: Z XĐQ Qo eq.? 7=D HOL 15 be what \bigcirc & Next States (Qo Q rex Q_{\circ} 18,



Example: Register that follows these equations: $Q_2^{\dagger} = Q_1 \oplus Q_2$ Assuming $Q_2 = 0$ $Q_1^{\dagger} = Q_0$ $Q_{i} = 0$ Ŵ OR 4 Qu CIK CIK CIR


CIR=


Synchrows, CIKS are connected sor

EEE/CSE 120 : Review for Midtern


office hours : 3:00-4:00 pm Monday

Add # (Signed) Example 1: y'n Cir [] +13 (ð) 0 ୕ୄ ® | | -(0110) 0 O. 0 0 -Q \bigcirc $(14)_{10}$ 00 | Ø Cort \bigcirc 0 Ly Ly 0 Ð Ô Ó Cin # =) O.F. cin a OF. NO Cout








Example 2 ;) o pecimal. $\begin{array}{ccc} (213) \\ 11116 \\ 1616 \\ 1616 \\ 3x16 + 1x16^{1} + 2x16^{2} \\ 1616 \\ 1616 \\ 1616 \\ 1616 \\ 1616 \\ 1616 \\ 1616 \\ 101 \\ 10$




 $(A) = \sum_{i=1}^{n} c_i a^i = (\mu) a^i$ $|x|_{6}^{2} + 4x|_{6}^{2} + 7x|_{6}^{6}$ 327







= SIO + SI




 $Y = \overline{5}, \overline{5}, \overline{1}, \overline{5}, SSI3

+


IS a Mux functionally complete?


1) Invertor




 $S=0 \Rightarrow Y=1$ $S=1 \Rightarrow Y=0$ $\longrightarrow Y=5$

 $f(a_1b,c) = \sum m(o_1, 5, 7)$ ab 00 ره 0 11 - Use 7 multiplexers 2 - Use 3 muxes aE V Use 1 mux. 0 f = ac + abs, f, s, s00 0 0 6 0 C A







Example 4 $f_{14,b,c,d} = Zm(0,2,5,10,15) + Zd(4,6,7,8,18)$ Minimum Sop? Find minim Pos Find 2:)



+(4,b,c,d) = bd+bd



 $f(a,b,c,d) = \overline{b}d + \overline{b}d$



 $\left(p+q\right)\left(p+q\right)$ _ (

EEE/CSE 120 : Design sequential Finite state Machines

- Office Hrs T/TH 9:30-10:15 AM - Midterm redo for extra credit up to 10 points starting today at 6pm Till Friday (romorrow) at 5:59 pm.

- HW5 is due on oct 29

Sequential Circuit A bunch of ffs together. (p all FFs get the same Cliks at the same time (Synchronous) Qd QI Counter) RES RES


 $X \oplus Q_1 \oplus Q_0$ 1 $Q^{\dagger} = \overline{Q}$


Designing a sequential FSM: () state definition table. states Any combination of "o's and "is 3 FFs ~> 2=8 states * Sometimes we don't use some of these states (Don't Cares) diagram. state transition Draw (2)how one state. A graphically represents state encountering a goes to another clock pulse.


3) state transition table 3) state transition table 4) bells us if these are inputs and current states where we would go next?

(1) Design the next state logic.

Counter that Build Counts down d from Example. 3. to 0 stopping at o Decimal # 3,2,1,0,0, of states Definition Binary rep. states S. 0 Count = 0. Q Two igits ded. S Count = 10 Count = 2O S Count = 3Q, state def. table









for Qot transition table K-MAP State 3 QQ Q. -QiQo +0 state Q1 Qo next state $\left(\right)$ Q. 50 Â 0 Θ S, K-Map For Qt 0 0 S 0 S. 0 Ô QIO S2 St 0 0 Ð 53 52 0 $Q_1 Q_0$ V the circuit Design Qo $Q_{i}^{+} = Q_{i}Q_{0}$ P Q_1 Q. Q.s Q 6

Example: Build a circuit that can count up / down state def. table Def States binary rep So Count=0 00 0 count = L S, 10 S2 Count=2 Sz . [] Count = 3 X=0]: Counting UP Input X=1 : Counting down






3


state transition table.






Finite # Finite States => Called Finite state # Finite # Finite State Finite Dotput ➤ Moore Machine
➤ Mealy Machine Regist FSM

EEE/CSE 120 : Finite State Machines * HW 5 is due oct 29 * Poll in due oct 31 (D Canvas ~ D Quizzes ~ D Poll.




tof FFs = # of states



Moore Machine:


A FSM is moore if there is no direct connection from input to output.




Example: Design a Moore machine Such that Key pad $w / \begin{cases} X = 0 \\ X = 1 \end{cases}$ then the press "1' twice in a row Safe opens up. State def. table. binary rep. 1 output name (def) states 1 S 0 0 Idle input: 0 0 S One-one χ=0 χ=1 S2 two - ones 1 0 S unused en Ol Q_{0}


2


Draw the state diagram





depends on states the current states and not the states! future fable State transition D 3 output Q. D states input=X Ro (`义 0 O 0 S. 0 O 0 Q So O Ø, \mathcal{O}_{e} 0 O 0 S₁ 0 0 0 0 S₁ 1.50 0 Ø. 52 0 0 ÷ 0 0 X × X 53 Ø S 3 X X







 $Q_{i}^{\dagger} = X Q_{o} + X Q_{i}$

 $Q_0^{\dagger} = X \overline{Q}_1 \overline{Q}_0$

For output






Mealy Machine : It is a FSM that the output depends on the States of the flip flops as well as the input: can do whatever moore machines Can Mealy machine do Machine: Input change => for output to change Moore we have to wait for the next clock Mealy Machine: Input change => output change.

Example: Keypad $\begin{cases} X=0\\ X=1 \end{cases}$, we press two ones in	ai ,
a row, then we open up the safe.	
Design a Mealy Machine.	
1) State def. table	
states State def binary rep.	
So Idle 0	
SI Count the 1 first one	







- Moore output is the output of flip flop and the output state
- Megly Machine the output is a function of inputs.

output to This depends table State transition mt B input x 0 O Q \mathcal{O} 0 0 0 O \bigcirc Design the circuit For output x= 7 For Ot 0 X 0 Q output 0 D

 $Q^{\dagger} = X$ Z= Output = XQ ZEatput \mathbb{Q} SIK RES - There is timing ISSUR Synchronnization - Adding one



Review of the example. Keypad { X=0, Safe opens up if we have two 1's in a row. Mealy Machine Machine Moore X S.o SI Sa Ò Sż. Flip flop. 53 Unused input state] 2 Flip Flops State




- Mealy Machines use less number of ffs., - however, we often have timing issue! > Asynchronous. by adding another FF. -D Makes analysis much more difficult. Synchronization. RES MEGLY Machine

Example: Lets say we have sensor that Can tell us if someone enters or exists inputs = { entering X exiting - Max # of people in the room = 3 - only one person at a time can leave lenter. - If the room is full, red light on If the room is empty, light is off Q: Design a light controller that can do the above.


table: state def.


binary def. rep. state light off & room empty inputs \mathbb{S} 0 0 0 SI light on & one 6 person 10113 Sz Two light 8 0 ٥ outputs light on people 23 Sa light ligh Q

red



State transition table. olight 3) <u>output</u> only depends on Current stat ~ realt +Ē KX Ð, 0 Θ ٥. 0 0 0 0 state 0 0 0 0 Ð 0 Tog~ О Ð Ø X Х \bigotimes the 0 0 X * × Nex 0 0 0 ${}^{\circ}$ 0 0 ${}^{\oslash}$ 0 0 51 0 0 \bigcirc 0 0 O 0 ථ 0 ð 0 6 0 52 0 0 D. 0 Ó 0 ð 0 0 0 0 X X S B X X 0 0 Ø





EEE/CSE/20: Capstone project


(NOV 3, 2020)


- Office Hrs & T: 9:30-10:15 AM (TH 3:15 - 4:00 PM)

(Only this week)

- Capstone project is uploaded
 HWG is uploaded.
 Get ready for Quiz 2
 - S-Registers - timing diagram.

- Midtern is graded and grades will be uploaded soon.







state def. table

State	Def.	binary rep.
So	IdLE-	0 0
S,	one-zero	0
S	one-one	
S3	two-ones	
		Q1 X0


2) State transition diagram. RES (Sol) X/0 (Sit) X/0 (Sol) X/0 (S






Zoutput 3) state transition table Q_{\circ}^{\dagger} Q_1^{\dagger} Qo Х 0 O \mathcal{O} Ð 0 So Q 1. **O**. () 0 0 0 0 SI D 0 0 0 0 1. 0 0 S2 0 0 0 S3 \mathcal{O} 0

(1) Design K-Map for Qit Qo K-Map X 11 01 10 QQ2 X 0] 00 01 Ø 0 $Q_1^+ = X$ $Q_0^+ = Q_1 + \overline{X}$





EEE/CSE 120: More examples on FSMs

Nov 5, 2020

- office hrs "today" up 3:15-4:00 pm
- Capstone project is uploaded
- Grades are uploaded
- Assignment 6 is uploaded.
- Quiz 2 no NOV 12 no fregisters

- D Flip Flops - JK Flip Flops, Toggle Flip flops - behavioral eq. Q: Design an alarm system.

Alarm disarmed <u>010</u> Alarm armed Alarm armed <u>010</u> Alarm disarmed - If we press a wrong number, we go back to the beginning. - Inputs: $\begin{cases} C : input value \\ V = \\ 1 \end{cases}$ If C is invalid $\gamma press a key = 1 \end{cases}$ TF C is valid $\gamma press a key = 1 \end{cases}$ otherwis V=O


- Output = Alarm is armed = A

Remark: States are input of ffs and ffs are storage elements. => states are for what's to remember the assignments.

def. table State bef. Binary rep. states disdarmed So 0 0 0 S_1 0 0 disalarmed [0 0 0 S2 disalarmed 01 0 0 S3 armed O armed lo. Syl Q2 Q_{1} Ro

3 Flip flop

output - Q2



output only transition table state depends on the corrent X Q^{\dagger} + Q_2^{\dagger} state A 0 0 0 Ø Ø 0 0 O Sa 0 0 ΰ 0 0 0 0 e only depends Ś, 0 0 0 0 υ S₃ 52 0 \mathcal{O} 35 Sy X X \times 0 $\boldsymbol{\vee}$ χ 0 Õ Х Х

Example: Design a Mealy Machine a sequence "010" that detects A) overlapping is allowed B) overlapping is "Not" allowed

(overlapping)



0 10 0 10

(Non-overlapping)

def. table State

Binary rep. Def. State S Idle (nothing) 0 0 0 get "0" 0 "1" Jet SZ S B unused. Q, Qo

4 states \implies 2 FFs Q.

State diagram.

S

Ħо

0

0

So

≯°

2

overbyping

0

S₂

Draw


0 X/0 S .-S. X to

S2

Non-overlapping

No

3) State transition	on table	Solo Solo	
overlapping		S S S S S S S S S S S S S S S S S S S	Non-overlapping
Q, Q. X	$ Q_1^{\dagger} Q_0^{\dagger} $	output	Q1 Qo X Qt Qt output
	0 1	0	0 0 0 0 1 0
Solo o 1	0 0	0	
50. 10	0 I.	0	0 1 0 0 1 0
S, Zo, KI,		0	0 1 1 0 0
<u> </u>	Ð I.		100001
52/101	0 0	0	101000
S I I o	××	X	II O X × ×
$S_{3} \begin{cases} 1 & 1 & 0 \\ 1 & 1 & 1 \end{cases}$	XX	X	



putput = QIX


K-MAP for output

10

Q10.00.01 11 0 Х Ø X Q Х


K-MAP for Qot

Non-overlapping



Output = QIX

XI




overlapping $Q_1^+ = Q_{Q_1}^+ X$ $Q_{\tau}^{\dagger} = \overline{X}$ $output = Q_1 \overline{X}$

Non-overlapping $Q_i^+ = Q_o X_i$ $\hat{Q}^{\dagger}_{\circ} = \overline{\hat{Q}}_{j} \overline{X}_{i}$ $output = Q, \overline{X}$


Qo

Example: \mathbb{Q}_{\setminus} Q_{0} D RES RES $\overrightarrow{CIR} = 0 \implies output=0$ $\overrightarrow{PRE} = 0 \implies output=1$ Behavioral eq. $Q_1^+ : Q_0 \oplus X$ $Q_0^+ = Q_1 + \overline{Q}_0$ $Z = Q_1 \overline{Q_0}$



EEE/CSE 120 : CPU Lecture 24 NOV 17 ① Quiz 3 is next tuesday via zoom/submitted on canvas Topic : FSMs 2) Useful Info. for final exam is posted on canvas. Office Hours T/TH 9:30-10:15 AM. (4) Lab 4 is up on canvas and is due on Nov 30. (3)Substantially different designs.


Memory is needed to build a CPU. (> - ALU needs data at its input which needs to be stored in the memory - ALU needs to store its result, specially. IF it is supposed to be reused. CPU: ALU + Memory Designing CPU: () # of connections pesut=output A 4bit is minimized (2) Temporary Storage ALU (Registers) (3) Use Loopback Connection to the input B. Memory (Multiplexing our Connection) tri-state buffer.



Accumulator.

1

How to address memory? in a



How to address? Decoder 4:16 4-bit pin-Memory

Summary: We designed a processor using an ALU & a memory, we used "Accumulator" to store ALV results temporarily (2) Issue: need to take care of a lot of control lines and memory storage Manually. Brainless Processor. Automate Control lines Automoting Automating memory

Automating memory g we need to have an automatic memory address incrementer. memory address incrementer II Count UP IZI Jump around (write in Specific purt) IZI stop adder (not read/write in memory) Idea: Design a FSM that can D increment 3 Jump Chround 3 Stop

Architecture Princeton (Von-Neumann) a computer that had a Comman was princeton response as well as variables and other for. Storing programs memory data structure. memory spaces. interface unit to access · Use memory Harvard instruction Harvard designed a computer that had a septrate bus. and seperate program memory

- Princeton won the competition because it was better. at the time (technology issue)
 - () It had fewer things that could go wrong.


- Harvard was ignored till 1970, Then people realized the advantages of Harvard design: D Faster D In parallel B Fewer instruction cycles compared to princton design. EEE/CSE 120 : Review


- Reminder: Quiz 3 is on Tuesday (Next Week) - Finite state machines

(1) Determine 2's complement

$$1 \circ 0 | 1 \circ 0 |$$

 $1 \circ 0 | 1 \circ 0 |$
 $1 \circ 0 | 1 | 0 \circ 1 | 1$
 $1 \circ 0 | 0 | 1 | 0 \circ 0$
Find (-21)₁₀
 $\cdot \text{Find binary rep. of (21)}$
 $\frac{21 + 2}{1 \circ 0 + 2} + 2 \circ 1 \circ 1 \circ 1$
 $1 \circ 0 + 5 + 2 + 2 \circ 1 \circ 1 \circ 1$
 $1 \circ 0 + 5 + 2 + 2 \circ 1 \circ 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 0 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ 1 + 1 \circ 1$
 $1 \circ 1 \circ$





 $(3 \land 0 \ 9)_{16} \longrightarrow$ 1010 0000 1001Binary 0011 $1 \circ \circ 1)_2$ (0011010100 0 0


(4) Griven $f(a,b,c) = \overline{a}bc + \overline{b}c + \overline{c}$ to show f(a,b,c) = abc* Use Boolean Algebra $f(a,b,c) = \overline{abc} + \overline{bc} + \overline{c}$ (ab+c = (a+c)(b+c)distributivity) $= (\overline{ab} + \overline{b})c + \overline{c}$ $= \left(\left(\overline{a} + \overline{b} \right) \left(\underline{b} + \overline{b} \right) \right) c + \overline{c}$ ((a+b)c = aC+bc) $= (\overline{a} + \overline{b})c + \overline{c}$ = ac + bc + c $= \overline{ac} + (\overline{b} + \overline{c})(c + \overline{c})$ $= \overline{ac} + \overline{b} + \overline{c}$ $= (\overline{a} + \overline{c})(c + \overline{c}) + \overline{b} = \overline{a} + \overline{b} + \overline{c} = \overline{a} + \overline{b} + \overline{c}$

* Find canonical form for Sof.

$$a \ b \ c \ f(a,b,c) = abc$$

 $f(a,b,c) = abc + abc + abc + abc$
 $a \ bc + abc + abc + abc$
 $a \ bc + abc + abc$
 $f(a,b,c) = (a + b + c)$

* Find Min-term expression $f(q_1b,c) = Zm(o_11,2,3,4,5,6)$ * Find the max-term expression $f(a_1,c) = TTM(7)$ SOP : minimum Find the * é Qb 00 01 11 10 $f(a_{i}b_{i}c) = \overline{a} + \overline{b} + \overline{c}$ 11, 10 10 00 product of sum. Find the Minimum * $f = abc \quad w \quad f = \overline{f} = \overline{abc}$




$$f(a,b,c,d,e) = ?$$


$$f(a,b,c,d) = \overline{ac} + bcd + abcde$$


6-j- Design a circuit that represents a function . Design a circuit using only "NAND" or "NOR".


$$f(a,b,c,d) = (a+d\overline{c})(bd+ac) + \overline{d}$$



- Build a circuit using "NAND"/NOR" • Build the circuit the way it is • Play the bubble game







NOR

EEE/CSE 120 : Review 2 (Last lecture)


We For the exams

- 1) Examples on the notes (will be updated shortly)
- 2) Assignments
- 3) All the quizzes
- 4) Midterm
- 5) Examples we've been doing in review lectures


3 double-sided cheat sheet (Cannot have worked-out examples) Make Sure you're recording to can do it through zoom or any app you're like Dake Sure you've read the info for final before taking the exam.


- Example 6 : Draw a circuit given a function - Draw a circuit given a function using only "NAND" / NOR.
 - * Draw the circuit w/o paying attention to NAND / NOR

* play the bubble game











Example 8 :


ab=00

Implement


 $f(a_{1}b,c) = \sum m(1,3,4,5)$ using z:1 Muxu







Example 9: Implement $f(a,b,c) = \sum m(0,3,5)$ $g(a,b,c) = \sum m(1)4,6)$ Using two 2:4 decoder and two "or".



Example 10 : Definition question:

Implicant: group of is which has size of 2ⁿ. Prime Implicant: is an implicant will the largest siz

- Essential Prime implicant: is a prime implicant that has at least a single "1" th is not shared between that group and others.
 - Moore Machine : A FSM where the output doesn depend on the input directly

Mealy Machine: A FSM where output directly depends on the input

what is the diff. between Moore & Mealy?


- . Moore Machine: output changes should for the clock depending on the input.
- . Mealy Machine: output changes immediately w/ the input change.
- . Mealy Machine we have timing issue —> Synchronization FF.


Functionally competete: A gate is called functionally competete if we could use that gate to build {AND, OR, NOT} Example: Is OR functionally competete? (D Cannot build <u>NOT</u> gate

$$= \operatorname{Not} \quad \operatorname{function} \operatorname{stilly}_{\operatorname{Competete}} \\ \underbrace{\operatorname{Example}}_{\operatorname{Example}}: \quad \operatorname{Are} \quad \operatorname{NAND}^{\circ} \quad \operatorname{and} \quad \operatorname{NAO2}^{\circ} \quad \operatorname{functionally}_{\operatorname{Competete}} \\ \operatorname{both} \quad \operatorname{NAND}, \operatorname{Noe} \quad \operatorname{are} \quad \operatorname{functionally}_{\operatorname{Competete}} \\ \operatorname{both} \quad \operatorname{NAND}, \operatorname{Noe} \quad \operatorname{are} \quad \operatorname{functionally}_{\operatorname{Competete}} \\ \operatorname{Competete} \quad (\operatorname{Justify}) \\ \\ \underbrace{\operatorname{Example}}_{\operatorname{II}}: \quad \operatorname{Dessign} \quad a \quad \operatorname{FSM} \quad (\operatorname{Moore} / \operatorname{Mealy}) \\ \\ \underbrace{\operatorname{Example}}_{\operatorname{X}}: \quad \operatorname{Sind} \quad x \\ \operatorname{$$

fable

state	Def.	binary rep.
So	Idle	ббо
S ₁	Single "o" recieved	@
S	Single "1" recieved	0 1 0
S 3	two zeros or more	6
S ₄	Single "o" recieved Single "1" recieved two zeros or more two ones or more) o o
$\# of ffs: 2^3 = \underbrace{\mathbb{Z}}_{2} \longrightarrow 3 ffs v \gg Q_2 Q_1 Q_3$		





Example 12 g Timing diagram - behaivioral eq. ~> Draw Circuit - Circuit ~> behaivoral eq. ~> Timing diagram

